- 您现在的位置：买卖IC网 > Sheet目录369 > W971GG6JB25I (Winbond Electronics)IC DDR2 SDRAM 1GBIT 84WBGA
W971GG6JB
8.4.5
Write data mask
One write data mask (DM) pin for each 8 data bits (DQ) will be supported on DDR2 SDRAM,
consistent with the implementation on DDR1 SDRAM. It has identical timings on write operations as
the data bits, and though used in a unidirectional manner, is internally loaded identically to data bits to
insure matched system timing. DM is not used during read cycles. (Example timing waveform refer to
11.14 Write operation with Data Mask diagram in Chapter 11)
8.5
Burst Interrupt
Read or Write burst interruption is prohibited for burst length of 4 and only allowed for burst length of 8
under the following conditions:
1. Read burst of 8 can only be interrupted by another Read command. Read burst interruption by
Write or Precharge Command is prohibited.
2. Write burst of 8 can only be interrupted by another Write command. Write burst interruption by
Read or Precharge Command is prohibited.
3. Read burst interrupt must occur exactly two clocks after the previous Read command. Any other
Read burst interrupt timings are prohibited.
4. Write burst interrupt must occur exactly two clocks after the previous Write command. Any other
Write burst interrupt timings are prohibited.
5. Read or Write burst interruption is allowed to any bank inside the DDR2 SDRAM.
6. Read or Write burst with Auto-precharge enabled is not allowed to interrupt.
7. Read burst interruption is allowed by a Read with Auto-precharge command.
8. Write burst interruption is allowed by a Write with Auto-precharge command.
9. All command timings are referenced to burst length set in the mode register. They are not
referenced to the actual burst. For example below:
?
?
Minimum Read to Precharge timing is AL + BL/2 where BL is the burst length set in the
mode register and not the actual burst (which is shorter because of interrupt).
Minimum Write to Precharge timing is WL + BL/ 2 + t WR , where t WR starts with the rising
clock after the un-interrupted burst end and not from the end of the actual burst end.
(Example timing waveforms refer to 11.12 and 11.13 Burst read and write interrupt timing diagram in
Chapter 11)
Publication Release Date: Sep. 24, 2013
- 26 -
Revision A09
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
W971GG8JB-25
IC DDR2 SDRAM 1GBIT 60WBGA
W9725G6IB-25
IC DDR2-800 SDRAM 256MB 84-WBGA
W9725G6JB25I
IC DDR2 SDRAM 256MBIT 84WBGA
W9725G6KB-25I
IC DDR2 SDRAM 256MBIT 84WBGA
W972GG6JB-3I
IC DDR2 SDRAM 2GBITS 84WBGA
W9751G6IB-25
IC DDR2-800 SDRAM 512MB 84-WBGA
W9751G6KB-25
IC DDR2 SDRAM 512MBIT 84WBGA
W9812G6JH-6I
IC SDRAM 128MBIT 54TSOPII
相关代理商/技术参数
W971GG6JB-25I
制造商:Winbond Electronics 功能描述:-40~85 1GB DDR2 FOR INDUSTRY
W971GG6JB25ITR
制造商:Winbond Electronics Corp 功能描述:1G, DDR2-800, X16, IND TEMP
W971GG6JB25TR
制造商:Winbond Electronics Corp 功能描述:NR, DDR2-800, X16
W971GG6JB-3
制造商:Winbond Electronics Corp 功能描述:1GBIT DDRII
W971GG6KB-18
制造商:Winbond Electronics Corp 功能描述:1G, DDR2-1066, X16 制造商:Winbond Electronics Corp 功能描述:IC MEMORY
W971GG8JB
制造商:WINBOND 制造商全称:Winbond 功能描述:16M × 8 BANKS × 8 BIT DDR2 SDRAM
W971GG8JB-25
功能描述:IC DDR2 SDRAM 1GBIT 60WBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:72 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 同步 存储容量:4.5M（256K x 18） 速度:133MHz 接口:并联 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 封装/外壳:100-LQFP 供应商设备封装:100-TQFP（14x20） 包装:托盘
W9725G6IB-25
功能描述:IC DDR2-800 SDRAM 256MB 84-WBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:4K (512 x 8) 速度:400kHz 接口:I²C，2 线串口 电源电压:2.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.173"，4.40mm 宽） 供应商设备封装:8-MFP 包装:带卷 (TR)